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Abstract 
 
For nanoscale CMOS applications, strained-silicon 
devices have been receiving considerable attention 
owing to their potential for achieving higher 
performance and compatibility with conventional 
silicon processing. In this work, an analytical model 
for the output current characteristics (I-V) of 
nanoscale bulk strained-Si/SiGe MOSFETs, suitable 
for analog circuit simulation, is developed. We 
demonstrate significant current enhancement due to 
strain, even in short channel devices, attributed to the 
velocity overshoot effect. The accuracy of the results 
obtained using our analytical model is verified using 
two-dimensional device simulations. 
 
 
1. Introduction 
 
Silicon-based MOSFETs have reached remarkable 
levels of performance through device scaling. 
However, it is becoming increasingly hard to improve 
device performance through traditional scaling 
methods. Strained-silicon devices have been receiving 
considerable attention owing to their potential for 
achieving higher performance due to improved carrier-
transport properties, i.e., mobility and high-field 
velocity [1], and compatibility with conventional 
silicon processing [2]-[4]. Tremendous improvement 
in static and dynamic CMOS circuit performance has 
been demonstrated using strained SOI as well as 
strained-Si/SiGe MOSFETs [5]. 
 
The aim of this paper is to develop a simple current-
voltage analytical model for the output current 
characteristics of nanoscale bulk strained-Si/SiGe 
MOSFETs taking into consideration (i) the effect of 
strain on mobility and velocity overshoot and (ii) 
impact ionization.  The output characteristics of the 
strained Si/SiGe MOSFETs are calculated for different  
 
Fig.1 Cross-sectional view of the strained-Si/SiGe MOSFET 
 
Ge mole fractions, gate oxide thickness and gate work 
function. The accuracy of the model has been verified 
using two-dimensional simulation. It has been 
demonstrated that our model predicts the drain current 
accurately under different bias conditions. 
 
2. Strained-Si/SiGe nMOSFET and the 
effects strain 
 
The cross-section of the nanoscale bulk strained-
Si/SiGe MOSFET considered in this study is shown in 
Fig. 1.  The low field mobility of carriers (μeff) is 
enhanced due to strain in Si thin films grown 
pseudomorphically over a relaxed SiGe substrate [6]. 
However, for short channel devices, high-field effects 
like velocity saturation work against this enhancement, 
and hence the benefits of strained-Si for sub-100 nm 
CMOS are not obvious. In spite of this, enhanced 
current drive and transconductance has been 
experimentally observed in deep submicron strained-Si 
devices as well [7]. Non-local effects like velocity 
overshoot become prominent as MOSFET dimensions 
shrink to the nanoscale regime, and this is directly 
related with the aforementioned improvement in 
current drive observed in short-channel MOSFETs [8]. 
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It has been shown that an electric field step can result 
in the electron velocity when it exceeds the saturation 
velocity for a period shorter than the energy relaxation 
time τw (which is an average time constant associated 
with the energy scattering process, or the time needed 
by the electron to once again reach equilibrium with 
the lattice), thus causing the electron to approach 
ballistic transport conditions. Strain in the silicon thin 
film also leads to an increase in the energy relaxation 
time (τw) of carriers, thus increasing the velocity 
overshoot [9]. Hence, to account for current 
enhancement in short channel strained-Si devices, the 
velocity overshoot effect has to be considered [10]. 
 
A. Mobility considerations 
 
The low-field mobility of carriers is enhanced in 
strained-Si channels on SiGe substrates due to reduced 
phonon scattering [11] and carrier redistribution in the 
modified energy-subband structure [12]. The mobility 
enhancement factor ‘en’ for electrons, for different 
values of Ge mole fraction ‘x’ of the relaxed SiGe 
substrate, is calculated based on theoretical models 
[11,13] as 
en = 1  for x = 0,   
en = 1.46  for x = 0.1,   
en = 1.68  for x = 0.2                        (1) 
The above values are found to agree well with 
experimental data [14]. The electron mobility 
enhancement is found to be sustained at high values of 
the transverse electric field ‘Eeff’ as well (~70% 
enhancement (en = 1.7) for x = 0.2, even for Eeff as 
high as 1.5 MV/cm) [3]. Using the Watt mobility 
model, the effective mobility of inversion layer 
electrons in the channel at the gate-oxide/strained-Si 
film interface can be written as [15, 16, 17]: 
                                                 
( ) 11 1 1eff ph sr cμ μ μ μ −− − −= + +                                          (2) 
where ( )
0.16
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eff
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.  
Here μph is the mobility associated with phonon 
scattering, μsr is the mobility associated with surface 
roughness scattering and μc is the mobility associated 
with coulomb/ionic impurity scattering, all in units of 
cm2/V.s.  The transverse electric field Eeff is given by 
[18]: 
      
2
inv
eff d
Si
NqE Nε
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In equation (3), Ninvis the inversion electron sheet 
density (per unit area), Nd is the bulk depletion charge 
density per unit area under the gate, and xd is the 
average depletion depth under the gate as given below:     ( ) ( )42 2dl j dl dl dv
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is the lateral source-body and drain-body depletion 
region width.  The parameters in equations (4) and (5) 
are defined in Fig. 1. 
 
B. Velocity overshoot effects 
 
To account for velocity saturation in nanoscale 
devices at high longitudinal electric fields, the 
following two-region piecewise empirical model for 
velocity vDD(x) versus longitudinal electric field Ex (for 
electrons in the inversion layer) has been used [19, 20]: 
 
  ( )
1
2
eff
DD x
eff x
sat
v x EE
v
μ
μ= +
for ( ) satE x E≤                     (6) 
   ( )DD sv x v= at  for ( ) satE x E>                              (7) 
where Esat = 2vsat/μeff is the saturation electric field, vsat 
= 107 cm/s is the saturation velocity [15], and x is the 
distance from the source along the channel.  
The above is a simple drift-diffusion model for 
carrier transport. However, for nanoscale devices, non-
local effects like velocity overshoot play a significant 
role. This overshoot occurs in scaled devices because 
of the large gradient in the longitudinal electric field in 
the channel, and the average carrier transit time from 
source to drain being comparable to, or less than, the 
average energy relaxation time, τw [21]. The carrier 
kinetic energy, or equivalently the carrier temperature, 
lags the local field due to this finite energy relaxation 
timeτw, or relaxation length δ(Ex). When carriers are 
injected into the high-field region of a scaled MOSFET 
channel, their random thermal kinetic energy is smaller 
than that implied by the local field. Since the carrier 
mobility is inversely proportional to the carrier energy, 
these carriers have mobilities that are high, and 
therefore move with velocities higher than those 
implied by a local velocity-field model, i.e., they 
experience, on the average, quasi-ballistic flow. The 
⎞⎟                                       (3) 
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average velocity of the carriers can hence be higher 
than the saturation velocity. Thus, including the 
velocity overshoot effect, the expression for carrier 
velocity along the channel is modified as [22-24]: 
                  
( ) ( ) ( ) ( ) 21 1
3
x x sat
DD DD
x
E dE v dEv x v x v x w x
xE dx E dx
δ τ⎛ ⎞ ⎛= + ≅ +⎜ ⎟ ⎜ ⎟⎝ ⎠⎝ ⎠
⎞     (8) 
Due to strain, the high field transport properties of 
carriers in the inversion layer are also modified. 
Although the change in the saturation velocity with 
strain is expected to be small, transient transport 
calculations at high lateral (longitudinal) fields show a 
significant enhancement of the transient velocity 
overshoot with increasing energy splitting between the 
conduction subbands i.e. with increasing strain [9]. 
This effect can be attributed to an increase in the 
energy relaxation time with increasing strain [7]: 
 
0.1w psτ =  for x=0, 0.15w psτ =  for x=0.1, 
0.2w psτ =  for x=0.2                    (9) 
 
where x is the Ge mole fraction in Si1-xGex substrate. 
From equations (6) and (8), we get 
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To estimate the gradient of the longitudinal electric 
field along the channel, we assume a quadratic 
variation of the electrostatic potential along the 
channel as 
                                   
2
2( ) 1 2 2
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where a is a constant that could be dependent on 
device parameters and technological features of the 
MOSFET. Comparing model with simulation, we get a 
≈ 0.2. Thus, 
   
( )2
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                                   (12) 
This approximation is quite valid in strong inversion 
conditions and similar expressions can also be found in 
[25, 26]. It helps us in finally obtaining a closed form 
analytical expression for the output drain current. 
Substituting (12) into (10) we get, 
       ( ) 2
1
2
eff DS
x
eff x
sat
Vv x E kE L
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μ
μ
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2
3
sat wavk τ= .  
 
3. Model for the output Current-voltage 
characteristics  
 
To derive the current expression, we first write the 
current at any point x along the channel as 
                           
( ) ( ) ( )( ) ( )D inv ox GS thI WQ x v x WC V V V x v x= = − −      (14) 
where W is the device width. Therefore, 
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Putting (13) in (15) and using ( )
x
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E
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By integrating the above equation from x= 0 to x= L 
and V(0) = 0 to V(L) =VDS, we arrive at 
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is the drain voltage at which the carriers at the drain 
become velocity saturated [20]. When VDS is greater 
than VDS,sat, the velocity saturation or pinch-off point 
moves towards the source, away from the drain, by a 
distance ld. The voltage difference VDS - VDS,sat appears 
across this distance ld, where ld is the channel length 
modulation, given by [26]: 
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where φth is the minimum surface potential required for 
inversion [26], rj is the source/drain junction depth, L 
is the channel or gate length, and Vsub is the substrate 
bias. φth is that value of surface potential at which the 
inversion electron charge density in the strained-Si 
device is the same as that in unstrained-Si at threshold 
[26] (i.e. Δφs-Si = 0 for unstrained-Si). Hence, to obtain 
the current expression in the saturation region, we 
integrate equation (16) from x = 0 to x = L - ld, and get 
 
 
 
 
 
 
 
Equations (17) and (19) reduce to the familiar velocity 
saturation limited drift-diffusion current model given 
in [20] - and used in many previous works - for k = 0 
i.e. no velocity overshoot.  
To complete the analysis, we consider the impact 
ionization and avalanche multiplication of carriers in 
the high-field region near the drain in the saturation 
regime. The generation current (due to holes flowing 
into the substrate and electrons flowing out of the 
drain), can be written as [28]: 
               ( ) satDG IMI ,1−=                            (20) 
where the multiplication factor (M-1) is given by [29] 
                         
( ) ( ) ⎟⎟⎠
⎞
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−
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satDSDS
satDSDS VV
VVM
,
, exp1
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where α and β are fitting parameters [30]. We have 
used α = 0.15 (V-1) and β = 15.7 V (from [29]) in our 
model. For strained Si devices, the ionization rate 
increases with increasing strain, because of the 
reduction in the bandgap of Si – (ΔEg)s-Si   - induced by 
the strain at the Si/SiGe heterointerface [9]. Hence the 
multiplication factor is modified as: 
                  
( ) ( ),
,
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1 exp exp g s SiDS DS sat
DS DS sat T
E
M V V
V V qV
βα −⎛ ⎞ Δ⎛ ⎞−− = − ⎜ ⎟ ⎜ ⎟⎜ ⎟− ⎝ ⎠⎝ ⎠
 
                                                                    (22) 
Hence the total drain current in the saturation region 
can be written as 
   GsatDD III += ,    for   ,DS DS sat>V V                 (23) 
 
4. Results and Discussion 
  
The low-field mobility enhancement in 
strained-Si n-MOSFETs can be explained by 
suppressed intervalley scattering and reduced effective 
mass, due to the strain-induced conduction band 
energy splitting [1]. However, high-field and transient 
transport properties are expected to dominate the 
characteristics of deep submicron MOSFETs. Hence, 
hydrodynamic (HD) (energy balance) device 
simulations were carried out using MEDICI [15] to 
analyze the impact of low field mobility and high field 
transport on device characteristics. In hydrodynamic 
 
 
 
 
 
 
 
modeling of current transport, the strength of transient 
transport behavior is represented by the energy 
relaxation time τw. With increasing strain, τw increases 
and almost doubles for x = 0.2, indicating that the 
transient electron velocity overshoot is significantly 
enhanced. The Watt surface mobility model is used to 
model the transverse-field dependent low field 
mobility, whereas, the high lateral-field transport is 
modeled with “carrier temperature based mobility” 
(TMPMOB) [16]. In this approach, the energy balance 
equation is locally solved concurrently with the drift-
diffusion equation, to calculate the local mobility as a 
function of the local carrier temperature. The device 
parameters used in our simulation are given in Table 1. 
 
 Fig. 2 shows the drain current enhancement 
with change in strain (Ge content in SiGe) for a gate 
length of 50 nm and VGS = 0.75 V. However, for a 
particular technology, it is desirable to have 
approximately the same Vth for various devices. To 
exclude the contribution of decrease in Vth to current 
enhancement, we plot the normalized current (IDS(VGS-
Vth)-1) versus drain voltage. We can observe that there 
is a significant increase in the drain current with 
increasing strain. This can be attributed to three main 
factors: (i) the increase in electron velocity overshoot 
due to increase in the energy relaxation time τw, (ii) 
increase in low field mobility and (iii) decrease in 
threshold voltage Vth. Thus it is evident that strained Si 
provides current enhancement even for nanoscale 
devices.. Clearly, we can see that strained Si offers 
tremendous improvement in current drive. The model 
predictions are in close proximity with simulation data. 
 
Figs. 3 and 4 show the output characteristics 
for different Ge mole fractions ‘x’ (0 and 0.2 
respectively),    and    the   corresponding   gate   oxide 
( ) 22 2,,
, ,
1 1 1 1
2 2 6 3
1
2
eff ox DS satDS d DS d d
Dsat GS th DS sat
eff DS sat DS satd
sat
WC VV l V l lk k a aI V V V
V L V L L L LlL
L v L
μ
μ
⎡ ⎤⎛ ⎞⎛ ⎞ ⎛ ⎞ ⎛ ⎞= − + − − − − − −⎢ ⎥⎜ ⎟⎜ ⎟ ⎜ ⎟ ⎜ ⎟⎜ ⎟⎛ ⎞ ⎝ ⎠ ⎝ ⎠ ⎝ ⎠⎢ ⎥⎝ ⎠⎣ ⎦− +⎜ ⎟⎝ ⎠
 
                                                                                                                                         for  ,DS DS sat>V V      (19) 
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Fig. 2 Comparison of normalized drain current for different Ge 
concentrations. 
 
 
Fig. 3 Output characteristics for conventional unstrained MOSFET 
(x = 0) 
 
 
 
Fig. 4 Output characteristics for x = 0.2 and tox = 5 nm                 
 
Fig. 5 Output characteristics for x = 0.2, tox = 2nm and φM= 4.71 eV 
 
Table 1: Device parameters used in the simulation for the 
output characteristics of s-Si/SiGe MOSFET 
 
 
thicknesses tox, in order to keep roughly the same value 
of Vth ~ 0.25 V. It is observed that strained-Si 
MOSFETs are able to achieve the same current drive 
as conventional unstrained MOSFETs, even with a 
drastic increase in oxide thickness. There is a good 
agreement between model and simulation throughout 
the range of device parameters and bias conditions. 
Our model deviates slightly from the simulation results 
for VGS very close to Vth and VGS < Vth, because for 
these voltages our approximation for the inversion 
charge, Ninv ≅ (Cox/q) (VGS-Vth), is not valid. However, 
as can be seen from the figures, an excellent agreement 
is obtained for gate voltages up to 1.0 V, which is 
expected to be the supply voltage for this technology 
(50 nm gate length). Fig. 5 shows the output 
characteristics for 20% Ge fraction in the SiGe 
substrate, with a mid-gap metal gate. We can again see 
that the model values track the simulation data well, 
Parameter Value 
Ge mole fraction of SiGe substrate, x 0 – 0.2 (0 – 20%) 
Source/Drain doping 2x1020 cm-3
Body doping, NA 10
18 cm-3 
Gate Length, L 50 nm 
Gate Oxide Thickness, tf  2.0 nm – 6.0 nm 
Work function of gate material, φM 4.35 eV (n+ poly Si) 
Strained-Silicon film thickness, ts-Si 15 nm 
Source/drain junction depth, rj 50 nm 
Substrate bias, Vsub 0 Volts (Gnd) 
Drain bias, VDS 0.0 – 1.0 Volts  
Gate bias, VGS 0.4 – 1.0 Volts   
(Vth ~ 0.25 V) 
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thus confirming the validity of the model over different 
gate work functions as well. 
 
5. Conclusions 
 
Strain in the Si channel is emerging as a 
powerful technique of increasing MOSFET 
performance. In this paper, we have developed a 
simple analytical model for the current-voltage 
characteristics of strained-Si/SiGe MOSFET. Our 
model has been verified for its accuracy using two-
dimensional simulation under different bias conditions 
and technology parameters. Our results show that 
strain-induced enhancements will persist even for 
extremely short channel length devices. Non-
equilibrium high-field effects like velocity overshoot 
contribute highly to the increase in current drive of 
these nanoscale devices.   Improvements in n-
MOSFET performance can be obtained in a wide range 
of operating conditions with moderate strain. 
Experimental evidence corroborating the same is also 
widely reported [7,31]. 
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